ERC32
Solution
ERC32 EVB
ERC32 MDS
ERC32 Xception
ERC32 RTInsight
Download

 

  Index:Home > Solution > ERC32 Solution >ERC32 MDS

 

 

ERC32 MDS

Microcomputer Developer System

 
   

In-Circuit-Emulator, High Speed, Source Level Debugger, Real time Trace


   

Vision Microsystems’ ERC32 MDS (Microprocessor Developer System) is the only network enabled emulator for ERC32 microprocessor in the world. ERC3 MDS is a debug solution based on JTAG port integrated on the ERC32 chip. ERC32 MDS comes standard with a software debugger for a fully integrated hardware and software solution and provides the industry’s most feature rich tool for board bring-up, flash programming and software debugging and testing.

ERC32 MDS provides a high speed ethernet connection between a host debugger and the target microprocessor for debug. It is the proven, high performance emulation system, offering industry leading download speeds, overall debug throughput, and unprecedented debug efficiency.

 ERC32 MDS allows developers to perform common source-level debug activities such as watching memory and controlling large numbers of registers. Software debuggers can be ERC32 VDS(Vision Debugger Suite), Eclips, Tornado(from Windriver Systems), or GDB debugger.

 

Features

 l         Download Speed

ERC32 MDS uses 10/100M ethernet, which can implement 40Kbytes/s download speed and 70Kbytes/s upload speed.

 l         On-chip Debug Target Control

Provides capability to start/stop target, set internal hardware/software breakpoints, take a target snapshot, reset the target, step one statement/instruction into function calls, and step over or out of a function.

 l         Support All Bus Operation Modes

ERC32 MDS support 8,16,32 and 40 bus operation modes. User can debug the program when the EDAC and the data bus are enabled or disabled.

 l         Auto Check-byte Generation

ERC32 MDS will generate the check-byte (EDAC and the data bus parity bit) and download to the memory together with the 32-bit data when downloading or writing to the target memory.

l         Realtime TRACE

The Trace RAM is 128K x 176bits, it can trace 32 +2 bits Address bus, 32 bits data bus and almost all of the CPU signals, it also can trace the 8 bits external port and 24 bits time stamp, it can be hardware qualified with the selected bus conditions. Powerful trigger can stop the trace with backward, forward, center and delay feature, and the trigger also can stop the CPU. The trigger can be the selected bus conditions or external input. Trigger out also supported.

 l         Auto-Init

The initial file can be saved to the ERC32 MDS®, the ERC32 MDS can initialize the target when it resets the target every time(Because the GDB does not have the initial target interface).

 l         Source Level Debugging

Fully integrated with ERC32 MDS are source level debuggers including VDS(Vision Debugger Suite), GDB debugger.

 l         Support 3.3v~5.5v target CPU

 l         14 pins JTAG interface

 

 

©2007版权所有 上海创景计算机系统有限公司

备案序号:沪ICP备05030702号